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INTRODUCTION
Since the discovery and experimental isolation of graphene, two-dimensional (2D) materials have attracted a huge research interest. Despite the large mobility shown by graphene, its lack of an electronic band gap prevents the realization of field effect devices (FETs) with reasonable I ON /I OFF ratios [1] . Transition metal dichalcogenides (TMDCs) are characterized by large band gaps but low carrier mobilities [2] [3] [4] . Black phosphorous (BP) exhibits a finite direct band gap (0.3 eV in bulk up to 1.5 eV in monolayer) together with high hole mobility, which make it a promising alternative to TMDCs for the realization of 2D channel FETs and sensors [5] [6] [7] [8] . However, BP layers are not inert in ambient conditions, and the electrical properties of not passivated samples are rapidly degraded to such an extent that the functionality of the field effect devices is compromised [9] . Effective passivation of exfoliated BP flakes against ambient degradation using Al2O3 or HfO 2 capping layers has been reported in several works, leading to the demonstration of field effect devices with promising and stable performance [10] [11] .
BP FETs are usually realized exfoliating black phosphorous flakes on SiO 2 and depositing by lift-off the electrical contacts [5] [6] [7] [8] . BP FETs realized with pre-patterned source and drain electrodes have been proposed to reduce the air exposure time of BP during fabrication [9] . Such electrodes allow maximizing the accessible area of black phosphorous flakes for sensing applications, in particular for light detection [12] .
However, the reported devices showed an I ON /I OFF ratio lower than 10 and reduced carriers mobilities [9] . Here, we report the implementation of top gated BP FETs with pre-patterned embedded source and drain contacts, realized in Au or Ag. With respect to previously reported pre-patterned electrodes, embedding electrodes in a SiO2 layer allows reducing the amount of mechanical stress on black phosphorous flakes due to topography steps with height comparable or larger than the flakes thickness. Both n and p-type devices have been demonstrated with I ON /I OFF ratios larger than 2 orders of magnitude.
II. DEVICE FABRICATION
The proposed process flow is summarized in Fig. 1 . As a first step, a 280 nm SiO2 layer was grown on a Si wafer using wet oxidation. The areas for embedded source and drain contacts were lithographically defined using a direct writing laser tool, VPG200, and a direct resist, ECI 3027. We then etched 45 nm deep boxes in the SiO2 layer exploiting a combination of dry and wet etching, and the electrodes were formed by evaporation and lift-off of either Ti (5 nm) and Au (40 nm), or Ti (5 nm) and Ag (40 nm). The resulting step between the electrodes top surface and the SiO2 layer is reduced to few nanometers as measured with a mechanical profilometer. Embedded bottom contacts allows to achieve much smaller topography steps with respect to pre-patterned non-embedded contacts. Next, black phosphorous flakes were exfoliated from a bulk crystal sample (synthetized by Smart Elements) according to the mechanical scotch taping technique. In order to reduce the exposure to ambient oxygen and water vapor, the samples were passivated shortly after the exfoliation using atomic layer deposition (ALD) of 15 nm of Al 2 O 3 , which is used also as top gate dielectric. . The ALD was performed in a BENEQ TFS 200 reactor at 200 °C, using TMA and H 2 O as precursors. We then identified flakes favorably connected to the embedded electrodes using optical microscopy. Finally, the top gate electrode was obtained by patterning a PMMA/MMA bilayer using electron beam lithography and then evaporating and lifting off Ni (50 nm) and Au (10 nm). BP flakes thickness was determined using atomic force microscopy (AFM). The results reported in the following have been obtained from BP FETs realized with 30 nm thick flakes.
III. RESULTS
All the electrical measurements were performed at ambient conditions and room temperature using an HP 4156C semiconductor parameter analyzer.
A. Impact of eletrodes workfunction on BP FETs polarity
In order to study the impact of the different metals used for the pre-patterned electrodes, Au, Au-Ag and Ag-Ag contacted devices have been characterized. The transfer characteristics in linear scale of three devices with these electrode combinations are shown in Fig. 2a, 2b and 2c. The reported ID(VG) curves have been obtained applying a drain to source bias of absolute value equal to 750 or 500 mV. Au contacted devices exhibit ptype conduction, while both Ag and Au-Ag devices, where the Ag contact is used as FET source, show prevalent n-type conduction. The role played by contacts workfunction in the determination of BP FETs polarity can be understood with the band diagram reported in Fig. 3 . Multilayer BP flakes have a band structure close to bulk one, characterized by a 0.3 eV band gap and a 4.15 eV workfunction [13] . Polycrystalline Au and Ag exhibit respectively a 5.1 and a 4.26 eV workfunction. As shown in Fig. 3 , Ag is expected to offer a small barrier for electron injection to BP conduction band, explaining the n-type conduction enabled by Ag contacts to BP FETs. Vice versa, Au contacts favor hole injection while providing a high barrier for thermionic injection in BP conduction band. An analogous BP FETs polarity-control based on low workfunction metals (Al and Ti) has been reported for top contacted devices [7, 14] .
B. Transfer and output characteristc of n and p type BP FET
In the following we present a detailed characterization of the realized FETs, focused on representative p and n-type devices. We fabricated both the devices on the same wafer with the same processing conditions, and we performed the dielectric deposition simultaneously on the two FETs. The p-type device is contacted with Au electrodes and presents gate length L = 2.6 µm and width W = 1.5 µm. The n-type FET exhibits Au drain and Ag source, with L ≈ W = 1.6 µm. The output characteristics of these two devices, measured at different gate biases, are reported in Fig. 4a and 4b . The ID(VD) characteristics of both the Au contacted device (Fig. 4a) and the Ag-Au one (Fig. 4b) show no saturation for the considered gate biases and a good ohmic behavior. Multilayer BP flakes show a band diagram similar to bulk samples. Polycrystalline Ag presents a workfunction close to BP one, so it is promising for electron injection in BP conduction band. Au on the contrary has a larger workfunction, favoring hole conduction in BP rather than electron one. We report in Fig. 5a and 5b the transfer characteristics of the same devices in semilogarithmic scale, obtained measuring I D (V G ) at different drain-to-source biases. The p-type FET (Fig. 5a) shows a I ON /I OFF current ratio larger than two orders of magnitude. The n-type device instead (Fig. 5b) reaches a I ON /I OFF of 1700. These results outperform the ON/OFF current ratios reported for pre-patterned non-embedded contacts [9] , and could be further improved in BP FETs realized with thinner flakes and bottom gated, thanks to the larger band gap and higher quality of the dielectric layer. Fig. 6 shows the extracted transconductance curves g m (V G ) for the two devices, measured at different drain-to-source biases. The Au contacted device g m (Fig. 6a) exhibits a relatively narrow peak in the gate bias range from -1 V to 1 V. This suggests that the contact resistance is limiting the transconductance preventing the saturation of the curve at the peak value [14] . At large negative gate biases, the series resistance provided by the contacts becomes larger than the BP channel resistance, determining a change of the ID(VG) curve slope and the consequent degradation of the transconductance. Conversely, the n-type device transconductance, reported in Fig. 6b , saturates to its peak value over a large window of gate voltages suggesting a lower impact of the contact resistance on the FET conduction.
C. Field effect mobility extraction
We then extracted the two-terminal effective field effect mobility, µ FE , using / , where is the transconductance extracted from the linear part of the I D (V G ) curve, W is the channel width and C ox is the gate capacitance per unit area for 15 nm of Al 2 O 3 . The relative permittivity of the dielectric layer has been extracted to be equal to 6.9 by characterizing MIM structures included on the same wafer of the devices. The I D (V G ) curves of the two devices are shown in Fig. 1a and Fig. 1b together with the fit of the linear part, whose slope is used for the mobility extraction. The obtained hole mobility for the Au contacted transistor is 10 cm at V DS = 500 mV. In order to obtain a more accurate estimation of the carriers' mobility by decoupling the impact of the contact resistance, we applied the so-called (Ghibaudo) Y function method which provides a robust evaluation of the low-field carrier mobility in 2D channel field effect devices [2] . Assuming that the contact resistance is not dependent on the gate bias, the Y function expression reduces to:
where V T is the threshold voltage. Fig. 7 shows the Y function computed for the two reported for electrons in the Au-Ag device (Fig. 7b) at V DS = 500 mV. The large enhancement of the estimated hole mobility for the p-type device with the Y function method together with the gate dependence of the transconductance shown in Fig. 6a , suggests that the contact resistance is playing a relevant role in limiting the Au contacted device performance. Vice versa, the n-type device shows a limited increase of the estimated mobility when applying the Y function method, suggesting that Ag constitutes a good contact for electron injection in BP.
The extracted mobility values and ION/IOFF ratios are larger than the ones reported for pre-patterned non-embedded contacts [9] , but are still lower than other results published for top contacted BP FETs [5, 7] . Other sources of mobility reduction not considered here could be the interface roughness scattering, the high density of oxide traps in the SiO2 and Al 2 O 3 dielectric layers and the anisotropic mobility distribution in the 2D plane of black phosphorous [11, 15] . The performance of ptype devices could also be negatively affected by the choice of the top gate dielectric, since Al 2 O 3 has been reported to impact considerably the p-dominant conduction mechanism in BP [11] .
IV. CONCLUSION
In summary, we have demonstrated for the first time extracted applying the Y function method. Moreover, we proved that Ag is a promising choice for electron injection in black phosphorous FETs, whose polarity can be controlled by properly selecting the contacts workfunction. The proposed fabrication approach minimizes the exposure of unprotected flakes to ambient oxidants and contaminants, with reduced topography. Further enhancement of the performance could be obtained by reducing the contact resistance thanks to annealing and by using different high-k top or bottom gate dielectrics [11] . 
